



Part Number = DA60000M700

Compal Confidential


PBL50 Schematics Document

AMD APU Zacate-FT1 + FCH Hudson-M1 + DGPU Seymour XT-M2

2011-02-15

REV: 0.22

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P01-Cover Page	
				Size B	Document Number
				LA7321P PBL50	
				Date: Tuesday, February 15, 2011	Rev 0.22
				Sheet 1 of 46	



Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+APU_CORE	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+APU_CORE_NB	1.0V switched power rail	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDRIII	ON	ON	OFF
+0.75VS	0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.0VS	1.0V switched power rail for NB VDDC & VGA	ON	OFF	OFF
+1.1VS	1.1VS switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON(WOL)	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON
+1.1VALW	1.1V always on power rail	ON	ON	ON*

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

SMBUS Control Table

	SOURCE PU Rail	MIINI1	BATT	APU	FCH	SODIMM	VRAM
EC_SMB_CK1 EC_SMB_DA1	KB930 +3VALW	X	V	X	X	X	X
EC_SMB_CK2 EC_SMB_DA2	KB930	X	X	V +3VS	V	X	V
FCH_SMCLK0 FCH_SMDAT0	FCH +3VS	V	X	X	V	V	X
FCH_SIC FCH_SiD	FCH +3VALW	X	X	V Reserve	X	X	X

SCL0, SDA0 (Primary SMBUS in the S0 domain)
SCL1, SDA1 (Secondary SMBUS supporting ASF)
SCL2, SDA2 (Primary SMBUS in the S5 domain)
SCL3, SDA3 (Primary low-voltage SBMBUS for Processor TSI)
SCL4, SDA4 (Primary SMBUS in the S5 domain)

Symbol Note :

 : means Digital Ground

 : means Analog Ground

FCH Hudson-M1 USB Port List	
USB1.1	
Port0	NC
Port1	NC
USB2.0	
Port0	JUSB1
Port1	JUSB2
Port2	Camera
Port3	JMINI (WLAN)
Port4	Card Reader
Port5	JUSB3
Port6	NC
Port7	NC
Port8	NC
Port9	NC
Port10	NC
Port11	NC
Port12	NC
Port13	NC

Brazos PCIE Port List		
APU	PCIE0	GPU PCIE x4
	PCIE1	
	PCIE2	
	PCIE3	
FCH	PCIE0	LAN
	PCIE1	WLAN
	PCIE2	NC
	PCIE3	NC

FCH Hudson-M1 SATA Port List	
SATA0	HDD
SATA1	ODD
SATA2	NC
SATA3	NC
SATA4	NC
SATA5	NC

BOM Structure

10G@ : 1.0G CPU (C50)
15G@ : 1.5G CPU (E240)
16G@ : 1.6G CPU (E350)
UMA@ : APU output.
VGA@ : GPU used.
LS@ : Level shift used.
X76@ : VRAM.

X76@L01: Samsung 1G
X76@L02: Hynix 1G
X76@L03: Samsung 512M
X76@L04: Hynix 512M

DIS M/B BOM Config
L01: 16G@/VGA@/LS@ --X76@L04
L02: 16G@/UMA@/LS@
L03: 15G@/VGA@/LS@ --X76@L03
L04: 15G@/UMA@/LS@
L05: 16G@/VGA@/LS@ --X76@L01
L06: 15G@/VGA@/LS@ --X76@L02
L07: 10G@/UMA@/LS@

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P03-Notes List		
				Size B	Document Number	Rev
				LA7321P PBL50		0.22
				Date:	Tuesday, February 15, 2011	Sheet 3 of 46

Power-Up/Down Sequence

1. All the ASIC supplies must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred.

2. VDDR3 should ramp-up before or simultaneously with VDDC.

3. For LVDS, DPx_VDD10 should ramp-up before DPx_VDD18 and the PCIe Reference clock should begin before DPx_VDD18. For power-down, DPx_VDD18 should ramp-down before DPx_VDD10.

4. The external pull-ups on the DDC/AUX signals (if applicable) should ramp-up before or after both VDDC and VDD_CT have ramped up.

5. VDDC and VDD_CT should not ramp-up simultaneously. (e.g., VDDC should reach 90% before VDD_CT starts to ramp-up (or vice versa).)

VDDR3(3.3VSG)

PCIE_VDDC(1.0V)

VDDR1(1.5VSG)

VDDC/VDDCI(1.12V)

VDD_CT(1.8V)

PERSTb

REFCLK

Straps Reset

Straps Valid

Global ASIC Reset

Note: Do not drive any IOs before VDDR3 is ramped up.

T4+16clock


Without BACO option :

PE_GPIO0 : Low -> Reset dGPU ; High -> Normal operation
PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON

BACO option :





PE_GPIO0 : High -> Normal operation (dGPU is not reset on BACO mode)
PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON (always High)

dGPU Power Pins	Voltage	PX 3.0	BACO Mode	Max current
PCIE_PVDD, PCIE_VDDR, TSVDD, VDDR4, VDD_CT, DPE_PVDD, DP[F:E]_VDD18, DP[D:A]_PVDD, DP[D:A]_VDD18, AVDD, VDD1DI, A2VDDQ, VDD2DI, DPLL_PVDD, MPV18, and SPV18	1.8V	OFF	ON	1679mA
DP[F:E]_VDD10, DP[D:A]_VDD10, DPLL_VDDC, and SPV10	1.0V	OFF	ON	575mA
PCIE_VDDC	1.0V	OFF	ON	2A
VDDR3 , and A2VDD	3.3V	OFF	ON	190mA
BIF_VDDC (current consumption = 55mA@1.0V, in BACO mode)	Same as VDDC	OFF	ON Same as PCIE_VDDC	70mA
VDDR1	1.5V	OFF	OFF	2.8A
VDDC/VDDCI	1.12V	OFF	OFF	12.9A



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P04-dGPU Block Diagram	
Size B	Document Number	LA7321P PBL50		Rev	0.22
Date:	Tuesday, February 15, 2011	Sheet	4	of	46

APU 10G@: SA00004KD70 (S IC ONTARIO CMC50AFPBB22GT 1.0G BGA 413P) - C50
APU 15G@: SA00004KF50 (S IC ZACATE EME240GBB12GT 1.5G BGA 413P) - E240
APU 16G@: SA00004KG70 (S IC ZACATE EME350GBB22GT 1.6G BGA 413P) - E350



Security Classification		Compal Secret Data		Title	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	P05-FT1 CTRL/DP/CRT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Cust	LA7321P PBL50
				Date	Thursday, February 17, 2011
				Sheet	5 of 46
				Rev	0.22

+1.5V

R149 1K 0402 5%

DDR_EVENT#

+1.5V

R438 1K 0402 1%

DDR_EVENT#

+1.5V

R437 2 39.2 0402 1%

+1.5V

+MEM_VREF

15 mV

M23

M22

R437 2 39.2 0402 1%

+1.5V

+MEM_VREF

15 mV

M23

M22

R437 2 39.2 0402 1%

+1.5V

+MEM_VREF

15 mV

M23

M22

R437 2 39.2 0402 1%

+1.5V

+MEM_VREF

15 mV

M23

M22

R437 2 39.2 0402 1%

+1.5V

+MEM_VREF

15 mV

M23

M22

R437 2 39.2 0402 1%

+1.5V

+MEM_VREF

15 mV

M23

M22

R437 2 39.2 0402 1%

+1.5V

DDR A MA0
DDR A MA1
DDR A MA2
DDR A MA3
DDR A MA4
DDR A MA5
DDR A MA6
DDR A MA7
DDR A MA8
DDR A MA9
DDR A MA10
DDR A MA11
DDR A MA12
DDR A MA13
DDR A MA14
DDR A MA15

R17
H19
J17
H18
H17
G17
H15
F18
F19
E19
T19
F17
E18
W17
E16
G15

M_ADD0
M_ADD1
M_ADD2
M_ADD3
M_ADD4
M_ADD5
M_ADD6
M_ADD7
M_ADD8
M_ADD9
M_ADD10
M_ADD11
M_ADD12
M_ADD13
M_ADD14
M_ADD15

M_BANK0
M_BANK1
M_BANK2

DDR A DM0
DDR A DM1
DDR A DM2
DDR A DM3
DDR A DM4
DDR A DM5
DDR A DM6
DDR A DM7

D15
B19
D21
H22
P23
V23
AB24
AA16

M_DM0
M_DM1
M_DM2
M_DM3
M_DM4
M_DM5
M_DM6
M_DM7

DDR A DQS0
DDR A DQS1
DDR A DQS2
DDR A DQS3
DDR A DQS4
DDR A DQS5
DDR A DQS6
DDR A DQS7

A16
B16
A20
E22
J22
P22
W22
V22
AC20
AC21
AB16
AC16

M_DQS_H0
M_DQS_L0
M_DQS_H1
M_DQS_L1
M_DQS_H2
M_DQS_L2
M_DQS_H3
M_DQS_L3
M_DQS_H4
M_DQS_L4
M_DQS_H5
M_DQS_L5
M_DQS_H6
M_DQS_L6
M_DQS_H7
M_DQS_L7

DDR A CLK0
DDR A CLK1
DDR A CLK2
DDR A CLK3

M17
M16
M19
M18
N19
L18
L17

M_CLK_H0
M_CLK_L0
M_CLK_H1
M_CLK_L1
M_CLK_H2
M_CLK_L2
M_CLK_H3
M_CLK_L3

DDR RST#
DDR_EVENT#

L23
N17

M_RESET_L
M_EVENT_L

DDR_CKE0
DDR_CKE1

F15
E15

M_CKE0
M_CKE1

DDR A ODT0
DDR A ODT1
DDR B ODT0
DDR B ODT1

W19
V15
U19
W15

M0_ODT0
M0_ODT1
M1_ODT0
M1_ODT1

DDR CS0_DIMMA#
DDR CS1_DIMMA#
DDR CS0_DIMMB#
DDR CS1_DIMMB#

T17
W16
U17
V16

M0_CS_L0
M0_CS_L1
M1_CS_L0
M1_CS_L1

DDR A_RAS#
DDR A_CAS#
DDR A_WE#

U18
V19
V17

M_RAS_L
M_CAS_L
M_WE_L

M_VREF

M_ZVDDIO_MEM_S

ZACATE EME240GB812GT 1.5G BGA 413P
15G@

M23

M22

R437 2 39.2 0402 1%

+1.5V

+MEM_VREF

15 mV

M23

M22

R437 2 39.2 0402 1%

+1.5V

DDR A BS0
DDR A BS1
DDR A BS2

R18
T18
F16

M_BANK0
M_BANK1
M_BANK2

DDR A DM0
DDR A DM1
DDR A DM2
DDR A DM3
DDR A DM4
DDR A DM5
DDR A DM6
DDR A DM7

D15
B19
D21
H22
P23
V23
AB24
AA16

M_DM0
M_DM1
M_DM2
M_DM3
M_DM4
M_DM5
M_DM6
M_DM7

DDR A DQS0
DDR A DQS1
DDR A DQS2
DDR A DQS3
DDR A DQS4
DDR A DQS5
DDR A DQS6
DDR A DQS7

A16
B16
A20
E22
J22
P22
W22
V22
AC20
AC21
AB16
AC16

M_DQS_H0
M_DQS_L0
M_DQS_H1
M_DQS_L1
M_DQS_H2
M_DQS_L2
M_DQS_H3
M_DQS_L3
M_DQS_H4
M_DQS_L4
M_DQS_H5
M_DQS_L5
M_DQS_H6
M_DQS_L6
M_DQS_H7
M_DQS_L7

DDR A CLK0
DDR A CLK1
DDR A CLK2
DDR A CLK3

M17
M16
M19
M18
N19
L18
L17

M_CLK_H0
M_CLK_L0
M_CLK_H1
M_CLK_L1
M_CLK_H2
M_CLK_L2
M_CLK_H3
M_CLK_L3

DDR RST#
DDR_EVENT#

L23
N17

M_RESET_L
M_EVENT_L

DDR_CKE0
DDR_CKE1

F15
E15

M_CKE0
M_CKE1

DDR A ODT0
DDR A ODT1
DDR B ODT0
DDR B ODT1

W19
V15
U19
W15

M0_ODT0
M0_ODT1
M1_ODT0
M1_ODT1

DDR CS0_DIMMA#
DDR CS1_DIMMA#
DDR CS0_DIMMB#
DDR CS1_DIMMB#

T17
W16
U17
V16

M0_CS_L0
M0_CS_L1
M1_CS_L0
M1_CS_L1

DDR A_RAS#
DDR A_CAS#
DDR A_WE#

U18
V19
V17

M_RAS_L
M_CAS_L
M_WE_L

M_VREF

M_ZVDDIO_MEM_S

ZACATE EME240GB812GT 1.5G BGA 413P
15G@

M23

M22

R437 2 39.2 0402 1%

+1.5V

+MEM_VREF

15 mV

M23

M22

R437 2 39.2 0402 1%

+1.5V

+MEM_VREF

DDR A BS0
DDR A BS1
DDR A BS2

R18
T18
F16

M_BANK0
M_BANK1
M_BANK2

DDR A DM0
DDR A DM1
DDR A DM2
DDR A DM3
DDR A DM4
DDR A DM5
DDR A DM6
DDR A DM7

D15
B19
D21
H22
P23
V23
AB24
AA16

M_DM0
M_DM1
M_DM2
M_DM3
M_DM4
M_DM5
M_DM6
M_DM7

DDR A DQS0
DDR A DQS1
DDR A DQS2
DDR A DQS3
DDR A DQS4
DDR A DQS5
DDR A DQS6
DDR A DQS7

A16
B16
A20
E22
J22
P22
W22
V22
AC20
AC21
AB16
AC16

M_DQS_H0
M_DQS_L0
M_DQS_H1
M_DQS_L1
M_DQS_H2
M_DQS_L2
M_DQS_H3
M_DQS_L3
M_DQS_H4
M_DQS_L4
M_DQS_H5
M_DQS_L5
M_DQS_H6
M_DQS_L6
M_DQS_H7
M_DQS_L7

DDR A CLK0
DDR A CLK1
DDR A CLK2
DDR A CLK3

M17
M16
M19
M18
N19
L18
L17

M_CLK_H0
M_CLK_L0
M_CLK_H1
M_CLK_L1
M_CLK_H2
M_CLK_L2
M_CLK_H3
M_CLK_L3

DDR RST#
DDR_EVENT#

L23
N17

M_RESET_L
M_EVENT_L

DDR_CKE0
DDR_CKE1

F15
E15

M_CKE0
M_CKE1

DDR A ODT0
DDR A ODT1
DDR B ODT0
DDR B ODT1

W19
V15
U19
W15

M0_ODT0
M0_ODT1
M1_ODT0
M1_ODT1

DDR CS0_DIMMA#
DDR CS1_DIMMA#
DDR CS0_DIMMB#
DDR CS1_DIMMB#

T17
W16
U17
V16

M0_CS_L0
M0_CS_L1
M1_CS_L0
M1_CS_L1

DDR A_RAS#
DDR A_CAS#
DDR A_WE#

U18
V19
V17

M_RAS_L
M_CAS_L
M_WE_L

M_VREF

M_ZVDDIO_MEM_S

ZACATE EME240GB812GT 1.5G BGA 413P
15G@

M23

M22

R437 2 39.2 0402 1%

+1.5V

+MEM_VREF

15 mV

M23

M22

R437 2 39.2 0402 1%

+1.5V

+MEM_VREF

DDR A BS0
DDR A BS1
DDR A BS2

R18
T18
F16

M_BANK0
M_BANK1
M_BANK2

DDR A DM0
DDR A DM1
DDR A DM2
DDR A DM3
DDR A DM4
DDR A DM5
DDR A DM6
DDR A DM7

D15
B19
D21
H22
P23
V23
AB24
AA16

M_DM0
M_DM1
M_DM2
M_DM3
M_DM4
M_DM5
M_DM6
M_DM7

DDR A DQS0
DDR A DQS1
DDR A DQS2
DDR A DQS3
DDR A DQS4
DDR A DQS5
DDR A DQS6
DDR A DQS7

A16
B16
A20
E22
J22
P22
W22
V22
AC20
AC21
AB16
AC16

M_DQS_H0
M_DQS_L0
M_DQS_H1
M_DQS_L1
M_DQS_H2
M_DQS_L2
M_DQS_H3
M_DQS_L3
M_DQS_H4
M_DQS_L4
M_DQS_H5
M_DQS_L5
M_DQS_H6
M_DQS_L6
M_DQS_H7
M_DQS_L7

DDR A CLK0
DDR A CLK1
DDR A CLK2
DDR A CLK3

M17
M16
M19
M18
N19
L18
L17

M_CLK_H0
M_CLK_L0
M_CLK_H1
M_CLK_L1
M_CLK_H2
M_CLK_L2
M_CLK_H3
M_CLK_L3

DDR RST#
DDR_EVENT#

L23
N17

M_RESET_L
M_EVENT_L

DDR_CKE0
DDR_CKE1

F15
E15

M_CKE0
M_CKE1

DDR A ODT0
DDR A ODT1
DDR B ODT0
DDR B ODT1

W19
V15
U19
W15

M0_ODT0
M0_ODT1
M1_ODT0
M1_ODT1

DDR CS0_DIMMA#
DDR CS1_DIMMA#
DDR CS0_DIMMB#
DDR CS1_DIMMB#

T17
W16
U17
V16

M0_CS_L0
M0_CS_L1
M1_CS_L0
M1_CS_L1

DDR A_RAS#
DDR A_CAS#
DDR A_WE#

U18
V19
V17

M_RAS_L
M_CAS_L
M_WE_L

M_VREF

M_ZVDDIO_MEM_S

ZACATE EME240GB812GT 1.5G BGA 413P
15G@

M23

M22

R437 2 39.2 0402 1%

+1.5V

+MEM_VREF

15 mV

M23

M22

R437 2 39.2 0402 1%

+1.5V

+MEM_VREF

DDR A BS0
DDR A BS1
DDR A BS2

R18
T18
F16

M_BANK0
M_BANK1
M_BANK2

DDR A DM0
DDR A DM1
DDR A DM2
DDR A DM3
DDR A DM4
DDR A DM5
DDR A DM6
DDR A DM7

D15
B19
D21
H22
P23
V23
AB24
AA16

M_DM0
M_DM1
M_DM2
M_DM3
M_DM4
M_DM5
M_DM6
M_DM7

DDR A DQS0
DDR A DQS1
DDR A DQS2
DDR A DQS3
DDR A DQS4
DDR A DQS5
DDR A DQS6
DDR A DQS7

A16
B16
A20
E22
J22
P22
W22
V22
AC20
AC21
AB16
AC16

M_DQS_H0
M_DQS_L0
M_DQS_H1
M_DQS_L1
M_DQS_H2
M_DQS_L2
M_DQS_H3
M_DQS_L3
M_DQS_H4
M_DQS_L4
M_DQS_H5
M_DQS_L5
M_DQS_H6
M_DQS_L6
M_DQS_H7
M_DQS_L7

DDR A CLK0
DDR A CLK1
DDR A CLK2
DDR A CLK3

M17
M16
M19
M18
N19
L18
L17

M_CLK_H0
M_CLK_L0
M_CLK_H1
M_CLK_L1
M_CLK_H2
M_CLK_L2
M_CLK_H3
M_CLK_L3

DDR RST#
DDR_EVENT#

L23
N17

M_RESET_L
M_EVENT_L

DDR_CKE0
DDR_CKE1

F15
E15

M_CKE0
M_CKE1

DDR A ODT0
DDR A ODT1
DDR B ODT0
DDR B ODT1

W19
V15
U19
W15

M0_ODT0
M0_ODT1
M1_ODT0
M1_ODT1

DDR CS0_DIMMA#
DDR CS1_DIMMA#
DDR CS0_DIMMB#
DDR CS1_DIMMB#

T17
W16
U17
V16

M0_CS_L0
M0_CS_L1
M1_CS_L0
M1_CS_L1

DDR A_RAS#
DDR A_CAS#
DDR A_WE#


U18
V19
V17


M_RAS_L
M_CAS_L
M_WE_L









M_VREF

M_ZVDDIO_MEM_S


ZACATE EME240GB812GT 1.5G BGA 413P
15G@








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P11-HDMI CONN	
Size	Custom	Document Number	LA7321P PBL50		Rev
Date		Wednesday, February 16, 2011		Sheet	11 of 46






SKU_ID (GPIO189)	SKU_ID : 1→VGA* 0→UMA	GPIO	189	190	191
PX_FN (GPIO190)	PX_Function : 1→PX Enable* 0→PX Disable	UMA	0	0	1
PX_SEL (GPIO191)	PX_SEL : 1→PX 3.0* 0→PX 4.0	DISO	1	0	1
		PX3.0	1	1	1
		PX4.0	1	1	0


Do not Use In PBL50/60/70

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title	
				P13-FCH HDA/USB/ACPI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA7321P PBL50
				Date Thursday, February 17, 2011	Rev 0.22
				Sheet 13	of 46



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2010/11/25		Deciphered Date		2011/12/31		Title			
								P14-FCH-SATA/SPI			
Size		Document Number		Date		Wednesday, February 16, 2011		Sheet		14 of 46	
Custom		LA7321P PBL50						Rev		0.22	


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



REQUIRED STRAPS

Check Internal PU/PD

	PCI_CLK2	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	RTC_CLK	EC_PWM2 EC_PWM3
PULL HIGH	WATCHDOG TIMER ENABLE	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAP	NON Fusion CLOCK Mode	Internal EC ENABLE	Internal CLKGEN Mode DEFAULT	S5 PLUS MODE DISABLED DEFAULT	LPC ROM (H,L) *
PULL LOW	WATCHDOG TIMER DISABLE DEFAULT	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	Fusion CLOCK Mode DEFAULT	Internal EC DISABLE DEFAULT	External CLKGEN Mode	S5 PLUS MODE ENABLED	SPI ROM(L,H)




DEBUG STRAPS

FCH M1 HAS 15K INTERNAL PU FOR PCI_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23 Enable ROM Straps
PULL HIGH	USE internal PLL generated PLL CLK DEFAULT	ILA AUTORUN Disabled DEFAULT	Selects FC PLL DEFAULT	Disable I2C ROM DEFAULT	Required Setting DEFAULT
PULL LOW	BYPASS PCI PLL	ILA AUTORUN Enabled	FC PLL bypassed	Getting Value from I2C EPROM	Reserved




Check AD29,AD28 strap function

check default




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P16-FCH-VSS/Strap	
				Size B	Document Number
				LA7321P PBL50	
				Date:	Wednesday, February 16, 2011
				Sheet	16 of 46
				Rev	0.22

GFX PCIE LANE REVERSAL












Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P17-Vancouver PCIE / LVDS	
				Size	Document Number
				Custom	LA7321P PBL50
				Date:	Wednesday, February 16, 2011
				Sheet	17 of 46
				Rev	0.22



Strap Name	Pin Straps description <all internal PD>	Setting
VGA_DIS	GPIO9 VGA Disable determines 0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0
TX_PWRS_ENB	GPIO0 Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1 PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)	1
CONFIG[2] CONFIG[1] CONFIG[0]	GPIO13, 12, 11 (config 2, 1, 0) a) If BIOS_ROM_EN = 1, then Config[2:0] defines the memory apertures 128 MB 000 b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. 256 MB 001 64 MB 010	001
BIOS_ROM_EN	GPIO22 Enable external BIOS ROM device 0: Disable, 1: Enable	0
AUD[1] AUD[0]	HSYNC VSYNC 00: No audio function; 10: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	11
BIF_GEN2_EN	GPIO2 0= Advertises the PCIe device as 2.5 GT/s capable at power-on 1= Advertises the PCIe device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	1
RESERVED	H2SYNC (GENLK_CLK) Internal use only. THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET. The pad may be left unconnected	DNI



VRAM	Location	VRAM_ID3	VRAM_ID2	VRAM_ID1	VRAM_ID0
Samsung 1G	X76L01	0	0	0	1
Hynix 1G	X76L02	0	1	0	1
Samsung 512M	X76L03	0	0	0	0
Hynix 512M	X76L04	0	1	0	0



***Robson, Seymour only support single channel
memory (channel B only)***



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title	P19-Vancouver_Memory	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA7321P PBL50	0.22
Date:				Tuesday, February 15, 2011	Sheet	19 of 46

390U ESR:10m H:5.7
P/N:SF000002000

1.8VSG
L36
VGA@
120ohm/0.3A

Removed bead on ref137-12

1.8VSG
L36
VGA@
120ohm/0.3A

1.8VSG
BLM18AG121SN1D_0603
VGA@
470ohm/1A

1.8VSG
L36
VGA@
120ohm/0.3A

1.8VSG
L36
VGA@
120ohm/0.3A

1.0VSG
L40
VGA@
470ohm/1A

44 GCORE_SEN
GCORE_SEN

1 375 2 0_0402 5%
VGA@ FB_GND AH29

2800mA

219mA

60mA

170mA

75mA

75mA

120mA

Z16-0809000 A11 SEYMOUR XT M2 T88

VGA@

LEVEL
TRANSLATION

I/O

PLL

VOLTAGE
SENSE

FB_VDDC

FB_VDDCI

FB_GND

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE

PCIE


PCIE

PCIE

PCIE


PCIE

PCIE



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title	
				P21-Vancouver_Power/GND	
				Size	Document Number
				Custom	LA7321P PBL50
				Date:	Tuesday, February 15, 2011
				Sheet	21 of 46


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




VRAM P/N :
Samsung : SA00004GS10 (S IC D3 64M16 K4W1G1646G-BC11 FBGA) 900MHz
Hynix : SA000041S40 (S IC D3 64MX16 H5TQ1G63DFR-11C FBGA)900MHz

Security Classification			Compal Secret Data		Title	
Issued Date	2010/11/25	Deciphered Date	2011/12/31		P22-VRAM DDR3 / Channel B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTOMER TO THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Rev 0.22
Size Custom		Document Number		LA7321P PBL50		
Date: Thursday, February 17, 2011		Sheet		22 of 46		

For PX sequence, >1mS delay is required between PE_GPIO1 and VGA_PWR_ON





Power Sequence of Whistler and Seymour




VGA Muxless with BACO Status Mapping table		
	Normal mode	BACO mode
PX_EN	0	1
1.5_VDDC_PWREN	1	0
VDDC_EN	1	0
1.0_EN	0	1
+3.3VSG	ON	ON
+1.8VSG	ON	ON
+1.0VSG	ON	ON
+VGA_CORE	ON	OFF
+1.5VSG	ON	OFF
+BIF_VDDC	+VGA_CORE	+1.0VSG

VGA Power Enable Signal Mapping table		
VGA_PWR_ON source signal	Graville	Whistler and Seymour
INT_VGAPWR_ON	VGA_PWR_ON	SUSP#
+3.3VSG	VGA_PWR_ON	VGA_PWR_ON
+1.8VSG	VGA_PWR_ON	VGA_PWR_ON
+1.0VSG	VGA_PWR_ON	VGA_PWR_ON
+VDDCI	VGA_PWR_ON	Combine with +VGA_CORE
+VGA_CORE	VGA_PWR_ON	1.5_VDDC_PWREN
+1.5VSG	VGA_PWR_ON	1.5_VDDC_PWREN




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2010/11/25		Deciphered Date		2011/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						
Title		P23-VGA power sequence and BACO				
Size		Document Number				Rev
Custom		LA7321P PBL50				0.2
Date:		Thursday, February 17, 2011		Sheet		23 of 46


+3.3VS TO +3.3VSG




+1.8VS TO +1.8VSG



+1.5V TO +1.5VSG




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P24-VGA DC Interface	
Size	Custom	Document Number	LA7321P PBL50	Rev	0.22
Date:	Tuesday, February 15, 2011	Sheet	24	of	46






The schematic shows the input filter for the +CARDPWR supply. The input signal is connected to a 30mil trace. This trace leads to a network of components: a 100K_0402_5% resistor (R1562) connected to ground, a 0.1u_0402_16V4Z capacitor (C1514) in series, followed by another 0.1u_0402_16V4Z capacitor (C1515), and finally a third 0.1u_0402_16V4Z capacitor (C1513) connected to ground. A note 'Close to connector' points to C1513.





Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date		2010/11/25		Deciphered Date		2011/12/31				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title						
				P27-RTS5137 Media Card Controller						
				Size Custom	Document Number		LA7321P PBL50		File	0.22
				Date: Thursday, February 17, 2011				Sheet	27	of 46

Mini-Express Card(WLAN/WiMAX)




LPC_FRAME# R	R1573	1	2	0	0402	5%	LPC_FRAME#		LPC_FRAME#	12,30
LPC_A03 R	R1574			0	0402	5%	LPC_A03		LPC_A03	12,30
LPC_A02 R	R1576			0	0402	5%	LPC_A02		LPC_A02	12,30
LPC_A01 R	R1578			0	0402	5%	LPC_A01		LPC_A01	12,30
LPC_AD0 R	R1579			0	0402	5%	LPC_AD0		LPC_AD0	12,30
PCI_RST# R	R1580			0	0402	5%	PLT_RST#			
CLK_PCI_DB									CLK_PCI_DB	12




Security Classification				Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2010/11/25		Deciphered Date		2011/12/31		Title							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								P28-Mini PCIE/LED							
								Size		Document Number		LA7321P PBL50			
												Rev 0.22			
								Date:		Friday, February 18, 2011		Sheet		28 of 46	

SATA HDD Conn.




SATA ODD FFC Conn.




Security Classification		Compal Secret Data		Title	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	P29-HDD & ODD CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				LA7321P	PBL50
				Date:	Thursday, February 17, 2011
				Sheet	29 of 46
				Rev	0.22


ID	BRD ID	Ra	Rb	Vab
0	R01 SR	100K	0	0V
1	R02 ER	100K	8.2K	0.25V
2	R10 PR	100K	18K	0.5V
3		100K	33K	0.82V



INT_KBD Conn.







To TP/B Conn.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title P31-KB /SW/TP/Lid	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA7321P PBL50
				Date: Tuesday, February 15, 2011	Rev 0.22
				Sheet 31	of 46

Left USB1 Conn.

W=80mils



Low Active







USB Board

Low Active

Left USB2 Conn.

W=80mils




EMI request




For ESD.
Close to JUSB1, JUSB2

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P32-USB/BT/USBsub	
Size	Custom	Document Number	LA7321P PBL50	Rev	0.22
Date:	Thursday, February 17, 2011	Sheet	32	of	46










ON/OFF switch *Power Button*



Fan Control Circuit




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P33-Other IO/USB (right)	
				Size Custom	Document Number
				LA7321P PBL50	
Date: Thursday, February 17, 2011		Sheet 33 of 46		Rev 0.22	



WWW.AliSaler.Com

(B+ 6A,240mils ,Via NO.= 12)



CP= 85%*Iada;

Iada=0~4.737A (90W); CP=4.03A; where Racdet=0.020ohm, where Rtop=12.4K
90W for Dis:Rtop:SD00000AJ80
Iada=0~3.421A (65W); CP=2.91A; where Racdet=0.020ohm, where Rtop=226K
65W for UMA:Rtop:SD034226380
Astro2010_01_15 need confirm P/N

CP mode

Vaclim=VREF*(Rbot//Rinternal/(Rtop//Rinternal+Rbot//Rinternal))
when 90W Vaclim=2.39*(20K//152K/(20K//152K+12.4K//152K))=1.44966V
when 65W Vaclim=2.39*(20K//152K/(20K//152K+226K//152K))=0.38914V
Iinput=(1/Racdet)*(0.05*Vaclim/VREF+0.05)
when 90W, Iinput=(1/0.02)*(0.05*1.44966/2.39+0.05)=4.02A
when 65W, Iinput=(1/0.02)*(0.05*0.38914/2.39+0.05)=2.92A

CC=0.25A~3A

IREF=1.016*Icharge

IREF=0.254V~3.048V

VCHLIM need over 95mV

CHGVADJ=(Vcell-4)/0.10627

Vcell CHGVADJ

4V 0V

4.2V 1.882V

Security Classification

Compal Secret Data

Issued Date

2009/01/23

Deciphered Date

2010/01/23

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

CHARGER

Size

Document Number

NCL61 LA-6321P M/B

Rev

0.22

Date:


Wednesday, February 16, 2011

Sheet

36

of

44




EC:+3VL, reserve PR319, install PR318, PR320 100K
 EC:+3VALW, reserve PR318, install PR319, PR320 42.2K

Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	LAXXXX
				Date:	Wednesday, February 16, 2011
				Sheet	37 of 44


Compal Electronics, Inc.


3.3VALWP/5VALWP


Rev 0.22



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	PWR+1.1VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LAXXXX
				Date: Wednesday, February 16, 2011	Rev 0.22
				Sheet 40 of 44	








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/05/29	Deciphered Date	200810/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA CORE	
Size	Document Number	LAXXXX		Rev	
		Friday, February 18, 2011		Sheet 44 of 44	

POWER SEQUENCE



Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P30	KB930	2010/12/16	COMPAL	Power button no function.	Add R1621 pull up to +3VALW.	0.12
2	P31	TP button	2010/12/16	COMPAL	SW5,SW6 footprint error	Modify SW5,SW6 symbol.	0.12
3	P33	Fan Connector	2010/12/16	COMPAL	Fan no function.	Modify Fan connector pin define.	0.12
4	P35 ~ P44	Power schematic update	2010/12/16	COMPAL		Power schematic update	0.12
5	P30	KB930	2010/12/17	COMPAL	Modify board ID for ER phase.	Change R1606 from 0 ohm to 8.2K ohm.	0.12
6	P5	FCH THERMTRIP	2010/12/17	COMPAL	Modify BOM structure of thermtrip circuit. For FCH spec.	Change Q79 and R424 to unpop and change R427 to pop.	0.12
7							
8	P30	KB930	2010/12/17	COMPAL	Vendor's recommend for XCLK0 signal.	Add R1669 and C129.	0.12
9	P14	FCH SPI	2010/12/21	COMPAL	Add U11 circuit for flash BIOS crisis circuit.	Add U11 circuit.	0.12
10	P8	DDR3 80-DIMM1	2010/12/21	COMPAL	Reserve R155,R152 for DDR3 DIMM1. (SA)		0.12
11	P33	Screw hole	2010/12/22	COMPAL	Thermal issue, modify H22.	Modify H22 to 7.0.	0.13
12	P35 ~ P44	Power schematic update	2010/12/22	COMPAL		Power schematic update	0.13
13	P12	FCH RTC	2010/12/23	COMPAL	Customer requirement for clear CMOS	Change R865 to Jump.	0.13
14	P28	WLAN & LED	2010/12/23	COMPAL	For ESD solution on LED.	Add C1644~C1648.	0.13
15	P26	Audio Codec	2010/12/24	COMPAL	For EMI solution on DMIC CLK.	Change R1544 to L124.	0.13
16	P30	KB930	2010/12/24	COMPAL	For EMI solution on SPI CLK.	Change R1631 to L125 and pop R180 and C1535.	0.13
17	P14	FCH SPI	2010/12/24	COMPAL		Modify Crisis circuit.	0.13
18	P10	CRT	2010/12/24	COMPAL	For ESD solution on CRT.	Pop D1,D2,D16,D18	0.13
19	P35 ~ P44	Power schematic update	2010/12/24	COMPAL		Power schematic update	0.13
20	P25	LAN	2010/12/24	COMPAL		Reserve J1 jump for LAN power.	0.13
21	P14	FCH SPI	2010/12/25	COMPAL	For EMI requirement.	Reserve R181,C130 close to U32.	0.13
22	P25	LAN	2010/12/27	COMPAL	For LAN power discharge.	Add R1113,Q62.	0.13
23	P25	LAN	2010/12/27	COMPAL	Prevent LAN wake up signal fo floating.	Add R553 pull down to GND.	0.13
24	P25	LAN	2010/12/27	COMPAL	For ESD requirement.	Change R549,R1529,R1530,R552 to 0603 size.	0.13
25	P34	DC to DC	2010/12/27	COMPAL	For Power sequence.	Change R1103 from 100K to 47K.	0.13
26	P11	HDMI	2010/12/28	COMPAL	For EMI requirement.	Modify L11~L14 circuit and remove un-LS circuit.	0.13
27	P12,18,25	Crystal	2010/12/29	COMPAL	For Vendor recommend.	Modify C35,C66,C67,C1633,C1634.	0.2
28	P26	Audio Codec	2010/12/30	COMPAL	For EMI Requirement.	Unpop R1556,R1557,R1558,R1559.	0.2
29	P30	KB930	2010/12/31	COMPAL	Change ROM footprint.	Change U48 footprint.	0.2
30	P16	FCH Strap	2010/12/31	COMPAL	Change FCH Strap for SPI-ROM	Pop R594,R602; Unpop R601,R550.	0.2
31	P18	Seymour Strap	2011/01/10	COMPAL	For AMD requirement.	Unpop R21,R22.	0.21
32	P34	DC to DC	2011/01/11	COMPAL	For +1.8VS discharge issue.	Add Q81,R1138.	0.21
33	P13	FCH HDA/USB/ACPI	2011/02/11	COMPAL	For RSMRST pluse issue	Change R606 from 2.2k ohm to 150 ohm	0.22
34	P30	EC	2011/02/11	COMPAL	For MB Board ID	Change R1606 to 18K	0.22
35	P10	CRT	2011/02/11	COMPAL	For CRT EA AND EMI	Change L116, L117, L118 TO 80 ohm	0.22
36	P25	LAN	2011/02/11	COMPAL	For EMI request	Change D36, D37, D38, D39 footprint	0.22
37	P18	VGA	2011/02/15	COMPAL	For S3 can't resume issue	ADD R74 (1M ohm) on Y1's cap	0.22
38	P25	LAN	2011/02/15	COMPAL	Follow vendor recommend to change Crystal's cap value	Change C1633 to 15P, C1634 to 12P	0.22
39	P30	EC	2011/02/16	COMPAL	For EMI requirement	Change R180 to 39 ohm, C1535 to 33P	0.23
40	P25	LAN	2011/02/16	COMPAL	For EMI requirement	Change T81 to IH-160	0.23
41	P26	AUDIO	2011/02/17	COMPAL	For EMI requirement	Change R1556, R1557, R1558, R1559 to 0.1u caps	0.23
42	P34	DC-DC	2011/02/17	COMPAL	For EMI requirement	ADD C1505, C1523 on +5VALW	0.23
43	P32	USB	2011/02/17	COMPAL	For EMI requirement	ADD C1506 on +USB_VCCB	0.23
44	P33	PWRBTN	2011/02/17	COMPAL	For EMI requirement	ADD C1603 on ON/OFFBTN#	0.23
45	P25	LAN	2011/02/18	COMPAL	For EMI requirement	Stuff R546, R548	0.23
46							
47							
48							
49							
50							
51							
52							
53							
54							
55							
56							
57							
58							

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title	EE-PIR-1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Customer	LA-6211P
				Date	Wednesday, February 26, 2011
				Sheet	46 of 46
				Rev	0.22